Mark/tetros
1
0
Fork 0
Code Actions Packages

Remove long mode GTDs

Browse Source
This commit is contained in:
Mark 2025-02-24 21:41:10 -08:00
parent 5d6879ade8
commit af903412ef
Signed by: Mark
GPG Key ID: C6D63995FE72FD80
1 changed files with 0 additions and 21 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
bios/gdt.asm
View File

@ -64,27 +64,6 @@ gdt:
.null equ $ - gdt .null equ $ - gdt
dq 0 dq 0
.lm64_code equ $ - gdt
istruc GDTEntry
at GDTEntry.limitl, dw 0
at GDTEntry.basel, dw 0
at GDTEntry.basem, db 0
at GDTEntry.attribute, db gdt_attr.present | gdt_attr.user | gdt_attr.code
at GDTEntry.flags__limith, db gdt_flag.long_mode
at GDTEntry.baseh, db 0
iend
.lm64_data equ $ - gdt
istruc GDTEntry
at GDTEntry.limitl, dw 0
at GDTEntry.basel, dw 0
at GDTEntry.basem, db 0
; AMD System Programming Manual states that the writeable bit is ignored in long mode, but ss can not be set to this descriptor without it
at GDTEntry.attribute, db gdt_attr.present | gdt_attr.user | gdt_attr.writable
at GDTEntry.flags__limith, db 0
at GDTEntry.baseh, db 0
iend
; All GTD addresses are multiples of 8, ; All GTD addresses are multiples of 8,
; and thus end in three zero bits. ; and thus end in three zero bits.
; ;